

Sample &

Buy





SCLS305D – JANUARY 1996 – REVISED SEPTEMBER 2016

SNx4HC541 Octal Buffers and Line Drivers With 3-State Outputs

Technical

Documents

1 Features

- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State Outputs Drive Bus Lines
 Directly or Up to 15 LSTTL Loads
- Low Power Consumption, 80-µA Maximum I_{CC}
- Typical t_{pd} = 10 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 µA Maximum
- Data Flow-Through Pinout (All Inputs on Opposite Side From Outputs)

2 Applications

- LEDs
- Servers
- PCs and Notebooks
- · Wearable Health and Wellness Devices
- Electronic Points of Sale

3 Description

Tools &

Software

These octal buffers and line drivers feature the performance of the SNx4HC541 devices and a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly facilitates printed circuit board layout.

Support &

Community


20

The 3-state outputs are controlled by a two-input NOR gate. If either output-enable (OE1 or OE2) input is high, all eight outputs are in the high-impedance state. The SNx4HC541 devices provide true data at the outputs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74HC541DW	SOIC (20)	12.80 mm × 7.50 mm
SN74HC541DB	SSOP (20)	7.20 mm × 5.30 mm
SN74HC541N	PDIP (20)	24.33 mm × 6.35 mm
SN74HC541NS	SO (20)	12.60 mm × 5.30 mm
SN74HC541PW	TSSOP (20)	6.50 mm × 4.40 mm
SN54HC541J	CDIP (20)	24.20 mm × 6.92 mm
SN54HC541FK	LCCC (20)	8.89 mm × 8.89 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2016, Texas Instruments Incorporated

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics, $T_A = 25^{\circ}C$
	6.6	Electrical Characteristics, SN54HC541 5
	6.7	Electrical Characteristics, SN74HC5416
	6.8	Switching Characteristics, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}C \dots 6$
	6.9	Switching Characteristics, $C_L = 50 \text{ pF}$, SN54HC541 6
	6.10	Switching Characteristics, $C_L = 50 \text{ pF}$, SN74HC541
	6.11	Switching Characteristics, $C_L = 150 \text{ pF}$, $T_A = 25^{\circ}C \text{ 7}$
	6.12	Switching Characteristics, C _L = 150 pF, SN54HC541
	6.13	Switching Characteristics, C _L = 150 pF, SN74HC541
	6.14	

	6.15	Typical Characteristics	8
7	Para	meter Measurement Information	. 9
8	Deta	iled Description	10
	8.1	Overview	10
	8.2	Functional Block Diagram	10
	8.3	Feature Description	10
	8.4	Device Functional Modes	10
9	App	lication and Implementation	11
	9.1	Application Information	11
	9.2	Typical Application	11
10	Pow	er Supply Recommendations	13
11	Lay	out	13
	11.1	Layout Guidelines	13
	11.2	Layout Example	13
12	Dev	ice and Documentation Support	14
	12.1	Related Links	
	12.2	Receiving Notification of Documentation Updates	14
	12.3	Community Resources	14
	12.4	Trademarks	14
	12.5	Electrostatic Discharge Caution	14
	12.6	Glossary	14
13	Mec	hanical, Packaging, and Orderable	
		mation	14

Revision History 4

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision C (August 2003) to Revision D

Page

•	Added Applications section, Thermal Information table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted Ordering Information table, see Mechanical, Packaging, and Orderable Information at the end of the datasheet	1
•	Changed R _{0JA} for DB package from 70°C/W: to 90.2°C/W	5
•	Changed R _{0JA} for DW package from 58°C/W: to 77.5°C/W	5
•	Changed R _{0JA} for N package from 69°C/W: to 45.2°C/W	5
•	Changed R _{0JA} for NS package from 60°C/W: to 72.8°C/W	5
•	Changed R _{0JA} for PW package from 83°C/W: to 98.3°C/W	5



5 Pin Configuration and Functions



Pin Functions

	PIN		DECODUCTION
NO.	NAME	I/O	DESCRIPTION
1	OE1	I	Output enable (active low) Both OE must be low to enable outputs
2	A1	I	Channel 1 input
3	A2	I	Channel 2 input
4	A3	I	Channel 3 input
5	A4	I	Channel 4 input
6	A5	I	Channel 5 input
7	A6	I	Channel 6 input
8	A7	I	Channel 7 input
9	A8	I	Channel 8 input
10	GND	_	Ground
11	Y8	0	Channel 8 output
12	Y7	0	Channel 7 output
13	Y6	0	Channel 6 output
14	Y5	0	Channel 5 output
15	Y4	0	Channel 4 output
16	Y3	0	Channel 3 output
17	Y2	0	Channel 2 output
18	Y1	0	Channel 1 output
19	OE2	I	Output enable (active low) both OE must be low to enable outputs
20	V _{CC}		Power pin

Texas Instruments

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}			-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	$V_{I} < 0 \text{ or } V_{I} > V_{CC}$		±20	mA
I _{OK}	Output clamp current ⁽²⁾	$V_{O} < 0$ or $V_{O} > V_{CC}$		±20	mA
Io	Continuous output current	$V_{O} = 0$ to V_{CC}		±35	mA
	Continuous current through V_{CC} or GND			±70	mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See note⁽¹⁾

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		2	5	6	V
		$V_{CC} = 2 V$	1.5			
	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
		$V_{CC} = 6 V$	4.2			
VIL		$V_{CC} = 2 V$			0.5	
	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
		$V_{CC} = 6 V$			1.8	
VI	Input voltage		0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	V
		$V_{CC} = 2 V$			1000	
$\Delta t / \Delta v$	Input transition rise and fall time	$V_{CC} = 4.5 V$			500	ns
		$V_{CC} = 6 V$			400	
-	Operating free air temperature	SN54HC541	-55		125	°C
T _A	Operating free-air temperature	SN74HC541	-40		85	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating* CMOS Inputs, SCBA004.

Copyright © 1996–2016, Texas Instruments Incorporated

6.4 Thermal Information

			S	SN74HC541			
THERMAL METRIC ⁽¹⁾		DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance ⁽²⁾	90.2	77.5	45.2	72.8	98.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.7	42.9	31.3	39.1	33.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45.3	45.4	26.1	40.3	49.2	°C/W
ΨJT	Junction-to-top characterization parameter	17.7	16.9	16.8	15.9	2.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	44.9	44.9	26.0	39.9	48.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

6.5 Electrical Characteristics, T_A = 25°C

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
			2 V	1.9	1.998		
		I _{OH} = −20 μA	4.5 V	4.4	4.499		
V _{OH}	$V_{I} = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		V
		I _{OH} = -6 mA	4.5 V	3.98	4.3		
		I _{OH} = -7.8 mA	6 V	5.48	5.8		
	$V_{I} = V_{IH}$ or V_{IL}	I _{OL} = 20 μA	2 V	0.002		0.1	V
			4.5 V	0.001		0.1	
V _{OL}			6 V	0.001		0.1	
		$I_{OL} = 6 \text{ mA}$	4.5 V	0.17		0.26	
		I _{OL} = 7.8 mA	6 V	0.15		0.26	
l _l	$V_I = V_{CC} \text{ or } 0$		6 V	±0.1		±100	nA
I _{OZ}	$V_{O} = V_{CC} \text{ or } 0$		6 V	±0.01		±0.5	μA
I _{CC}	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$		6 V			8	μA
C _i			2 V to 6 V		3	10	pF

6.6 Electrical Characteristics, SN54HC541

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
			2 V	1.9			
		I _{OH} = −20 μA	4.5 V	4.4			
V _{OH}	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9			V
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.7			
		I _{OH} = -7.8 mA	6 V	5.2			
	V _I = V _{IH} or V _{IL}		2 V			0.1	
		I _{OL} = 20 μA	4.5 V			0.1	
V _{OL}			6 V			0.1	V
		$I_{OL} = 6 \text{ mA}$	4.5 V			0.4	
		I _{OL} = 7.8 mA	6 V			0.4	
lı	$V_{I} = V_{CC} \text{ or } 0$		6 V			±1000	nA
I _{OZ}	$V_{O} = V_{CC} \text{ or } 0$		6 V			±10	μA
I _{CC}	$V_{I} = V_{CC}$ or 0, $I_{O} = 0$		6 V			160	μA
C _i			2 V to 6 V			10	pF

Copyright © 1996–2016, Texas Instruments Incorporated

SCLS305D - JANUARY 1996-REVISED SEPTEMBER 2016

www.ti.com

TRUMENTS

EXAS

6.7 Electrical Characteristics, SN74HC541

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
			2 V	1.9		0.1	
		I _{OH} = -20 μA	4.5 V	4.4			
V _{OH}	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9			V
		I _{OH} =6 mA	4.5 V	3.84			
		I _{OH} = -7.8 mA	6 V	5.34			
	$V_{I} = V_{IH} \text{ or } V_{IL}$		2 V			0.1	
		I _{OL} = 20 μA	4.5 V			0.1	
V _{OL}			6 V			0.1	V
		$I_{OL} = 6 \text{ mA}$	4.5 V			0.33	
		I _{OL} = 7.8 mA	6 V			0.33	
l,	$V_I = V_{CC} \text{ or } 0$		6 V			±1000	nA
I _{OZ}	$V_{O} = V_{CC} \text{ or } 0$		6 V			±5	μA
I _{CC}	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$		6 V			80	μA
Ci			2 V to 6 V			10	pF

6.8 Switching Characteristics, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}C$

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN TYP	MAX	UNIT
			2 V	40	115	
t _{pd}	А	Y	4.5 V	12	23	ns
			6 V	10	20	
			2 V	80	150	
t _{en}	OE	Y	4.5 V	17	30	ns
			6 V	15	26	
			2 V	40	150	
t _{dis}	OE	Y	4.5 V	18	30	ns
			6 V	17	26	
			2 V	28	60	
t _t		Y	4.5 V	8	12	ns
			6 V	6	10	

6.9 Switching Characteristics, C_L = 50 pF, SN54HC541

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN TYP MAX	UNIT
			2 V	171	
t _{pd}	А	Y	4.5 V	34	ns
			6 V	29	
			2 V	224	
t _{en}	OE	Y	4.5 V	45	ns
			6 V	38	
			2 V	224	
t _{dis}	OE	Y	4.5 V	45	ns
			6 V	38	



Switching Characteristics, $C_L = 50 \text{ pF}$, SN54HC541 (continued)

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN TYP	МАХ	UNIT
			2 V		90	
t _t		Y	4.5 V		18	ns
			6 V		15	

6.10 Switching Characteristics, C_L = 50 pF, SN74HC541

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN TYP MAX	UNIT
			2 V	144	
t _{pd}	А	Y	4.5 V	29	ns
			6 V	25	
			2 V	188	
t _{en}	ŌĒ	Y	4.5 V	38	ns
			6 V	32	
			2 V	188	
t _{dis}	OE	Y	4.5 V	38	ns
			6 V	32	
			2 V	75	
t _t		Y	4.5 V	15	ns
			6 V	13	

6.11 Switching Characteristics, $C_L = 150 \text{ pF}$, $T_A = 25^{\circ}C$

over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN TYP	МАХ	UNIT
			2 V	65	165	
t _{pd}	А	Y	4.5 V	16	33	ns
			6 V	14	28	ns
			2 V	100	200	
t _{en}	OE	Y	4.5 V	20	40	ns
			6 V	17	34	
			2 V	45	210	
t _t		Y	4.5 V	17	42	ns
			6 V	13	36	

6.12 Switching Characteristics, C_L = 150 pF, SN54HC541

over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN TYP MAX	UNIT
			2 V	246	
t _{pd}	А	Y	4.5 V	49	ns
			6 V	42	
			2 V	298	
t _{en}	OE	Y	4.5 V	60	ns
			6 V	51	

Copyright © 1996-2016, Texas Instruments Incorporated

Submit Documentation Feedback 7

Switching Characteristics, C_L = 150 pF, SN54HC541 (continued)

over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN	ΤΥΡ ΜΑΧ	UNIT
			2 V		315	
t _t		Y	4.5 V		63	ns
			6 V		53	

6.13 Switching Characteristics, C_L = 150 pF, SN74HC541

over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 3)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN TYP	МАХ	UNIT
			2 V		206	
t _{pd}	A	Y	4.5 V		41	ns
			6 V		35	
			2 V		250	
t _{en}	ŌĒ	Y	4.5 V		50	ns
			6 V		43	ns
			2 V		265	
t _t		Y	4.5 V		53	ns
			6 V		45	

6.14 Operating Characteristics

 $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	ТҮР	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	No load	35	pF

6.15 Typical Characteristics





7 Parameter Measurement Information



B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z₀ = 50 Ω , t_r = 6 ns, t_f = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 3. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SN74HC541 device has 8 inputs and outputs where data from the A inputs go to the Y outputs. The output enables of the device control whether the information from the A inputs go to the Y outputs. These enable pins cause the device to go into high Z if either OE1 or OE2 are high. The OEs should be tied to V_{CC} through a pull up resistor to ensure the high impedance state during power up or power down; the minimum value of the resistor is determined by the current sinking capability of the driver.

8.2 Functional Block Diagram



To Seven Other Channels

Copyright © 2016, Texas Instruments Incorporated

Figure 4. Logic Diagram (Positive Logic)

8.3 Feature Description

The SNx4HC541 has a wide operating voltage range of 2 V to 6 V. The device has multiple enable pins, and the device pinout enables simple board layout with outputs across from inputs.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SNx4HC541.

		•	
	INPUTS		OUTPUT
OE1	OE2	Α	Y
L	L	L	L
L	L	н	н
Н	Х	Х	Hi-Z
Х	Н	Х	Hi-Z

Table 1. Function Table (Each Buffer/Driver)



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

SN74HC541 is a wide range CMOS device that can be used over large voltage ranges. The device can be used anywhere from 2 to 6 Volts. The device can drive up to 6 mA of current at 5 Volts. This makes it perfect for driving bus lines directly or up to 15 LSTTL Loads. It can be used to drive anything from micro controllers and system logic devices to LEDs.

9.2 Typical Application




Figure 5. Typical Application Diagram

9.2.1 Design Requirements

This device uses CMOS technology and has a wide voltage range. Take care to avoid pulling too much current from the outputs as to not exceed 6 mA. Also, take care to not go over V_{CC} voltage to avoid damage to the device.

9.2.2 Detailed Design Procedure


- 1. Recommended Input Conditions
 - Rise time and fall time specs: See ($\Delta t / \Delta V$) in the *Recommended Operating Conditions* table.
 - Specified high and low levels: See (VIH and VIL) in the Recommended Operating Conditions table.
 - Inputs should not be pulled above V_{CC}.
- 2. Recommended Output Conditions
 - Load currents should not exceed 6 mA for the part
 - Outputs should not be pulled above V_{CC}.

TEXAS INSTRUMENTS

www.ti.com

Typical Application (continued)

9.2.3 Application Curve





10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1- μ F is recommended; if there are multiple V_{CC} pins, then 0.01- μ F or 0.022- μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1- μ F and a 1- μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. The *Recommended Operating Conditions* section specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it disables the output section of the part when asserted. This does not disable the input section of the I/Os, so they cannot float when disabled.

11.2 Layout Example




Figure 7. Layout Diagram

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	Click here	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC541	Click here	Click here	Click here	Click here	Click here
SN74HC541	Click here	Click here	Click here	Click here	Click here

Table 2. Related Links

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/65711BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65711BRA	Samples
M38510/65711BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65711BRA	Samples
SN54HC541J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54HC541J	Samples
SN74HC541DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC541N	Samples
SN74HC541NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC541N	Samples
SN74HC541NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples



17-Mar-2017

Orderable Device		Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish		Op Temp (°C)	Device Marking	Samples
SN74HC541PWT	(1) ACTIVE	TSSOP	PW	20	250	(2) Green (RoHS	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 85	(4/5) HC541	
						& no Sb/Br)					Samples
SNJ54HC541FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54HC	Samples
										541FK	
SNJ54HC541J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54HC541J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

17-Mar-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC541, SN74HC541 :

Catalog: SN74HC541

Military: SN54HC541

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC541DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC541NSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	12.0	24.0	Q1
SN74HC541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74HC541PWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC541DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74HC541DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC541NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HC541PWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74HC541PWT	TSSOP	PW	20	250	367.0	367.0	38.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/stdterms.htm), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated